We developed a multilevel lithography process to fabricate graphene p-n-p junctions with contactless, suspended top gates. This fabrication procedure minimizes damage or doping to the single atomic layer, which is only exposed to conventional resists and developers. The process does not require special equipment for depositing gate dielectrics or releasing sacrificial layers, and is compatible with annealing procedures that improve device mobility. Using this technique, we fabricate graphene devices with suspended local top gates, where the creation of high quality graphene p-n-p junctions is confirmed by transport data at zero and high magnetic fields.
Graphene, a single-layer honeycomb lattice of carbon atoms, has recently emerged as a fascinating system for fundamental studies in condensed-matter physics. [1] [2] [3] [4] Singlelayer graphene is a zero-gap semiconductor with a linear energy dispersion relation, where charges behave as massless Dirac fermions. Charge transport in graphene exhibit a number of phenomena, such as the half-integer quantum Hall effect. 1, 3 Technologically, graphene is a two-dimensional material with exceptional mobility, current-carrying capacity, and thermal conductivity, attracting significant attention as a promising postsilicon electronic material. [5] [6] [7] [8] [9] [10] [11] A remarkable electronic property of graphene is that both carrier type and density can be electrostatically controlled. Via the employment of a local gate and a global back gate, this feature also enables in situ creation and control of p-n junctions in graphene, [11] [12] [13] [14] [15] which have been demonstrated or predicted to give rise to quantum Hall plateaus with fractional values, [13] [14] [15] Veselago lensing 16, 17 and Klein tunneling. 18 In most of the experiments to date, either an organic or a metal oxide layer has been used as the local gate dielectric, yet its deposition on a single atomic layer remains a delicate process that may lead to additional dopants and/or scattering sites. Moreover, dramatically enhanced mobility has been recently observed in suspended graphene devices, 19, 20 but fabrication of suspended graphene p-n junctions using conventional techniques could prove difficult, since direct deposition of local gate dielectrics may considerably stress or even collapse the atomic layer.
Here, we report an innovative multilevel lithography technique to fabricate contactless top gates that are suspended ϳ100 nm above the graphene layers. Only conventional electron-beam resists and developers are used, thus minimizing the damage to the atomic layer. The vacuum insulated gap between the "air bridge-styled" top gate and the device is not susceptible to pinholes or dielectric breakdown. Unlike the standard graphene p-n junctions, devices fabricated using this technique are still amiable to annealing procedures that have been shown to be effective in improving device mobility and contact resistance. 19, 21 Using this technique, we demonstrate the fabrication of a graphene p-n-p junction and its quality is established by the presence of the 2e 2 / h conductance plateau at high magnetic fields. In the long term, combination of this technique with suspended graphene may enable experimental realization of phenomena such as the Veselago lensing effect.
This fabrication process of suspended structures takes advantage of the different exposure, developing, and lift-off properties of different resists. Figure 1 illustrates the fabrication process, which consists of two lithography steps and a single metal deposition step. The goal of the first lithography step is twofold: ͑1͒ to create a temporary support for the suspended portion of the air bridge and ͑2͒ to create windows for the electrical leads that contact the suspended structure. To achieve these goals, lift-off resist ͑LOR͒/polymethyl methacrylate ͑PMMA͒ bilayer resists are spun and baked on Si/ SiO 2 substrates ͓Fig. 1͑a͔͒. We then use an electron beam a͒ Author to whom correspondence should be addressed. Electronic mail: lau@physics.ucr.edu.
FIG. 1.
͑Color online͒ Schematics of fabrication process. ͑a͒ LOR ͑blue͒ and PMMA ͑brown͒ are deposited onto the substrate and exposed to electron beams ͑arrows͒. ͑b͒ Developing in MIBK and MIF319 solutions opens windows for the electrodes. ͑c͒ Lift-off in acetone removes PMMA but leaves LOR layer intact. ͑d͒ MMA ͑green͒ and PMMA ͑brown͒ are deposited, and exposed to e beam ͑arrows͒. ͑e͒ Developing in MIBK opens windows for the electrodes and the suspended structure. ͑f͒ Metals are evaporated at 45°a nd −45°͓in directions indicated by arrows in ͑e͔͒. ͑g͒ Resists are lifted off in PG remover, leaving an air bridge contacted to electrodes.
to expose the patterns for the electrical leads. The chips are developed twice-first in methylisobutylketone ͑MIBK͒/ isopropyl alcohol ͑IPA͒ to dissolve the exposed PMMA, then in MF319 to dissolve portions of LOR via the PMMA windows ͓Fig. 1͑b͔͒. Subsequently, acetone is used to lift-off the top PMMA layer while leaving LOR intact ͓Fig. 1͑c͔͒. The final outcome of the first lithography step is a LOR layer with windows for electrical contacts for the air bridge.
During the second lithography step, MMA/PMMA bilayer resists are spun and baked on top of the LOR layer, followed by electron-beam exposure of patterns for both the air bridge and the electrical leads ͓Fig. 1͑d͔͒. The chips are developed in MIBK that removes exposed MMA and PMMA, leaving windows in MMA/PMMA bilayer for the air bridge and windows in all three resist layers for the leads ͓Fig. 1͑e͔͒. Lastly, the device is completed by two metal depositions at 45°and −45°͓Fig. 1͑f͔͒, so as to deposit metals onto the sidewalls of the windows and ensure contact between the suspended structure and the electrical leads. For the final lift-off process, the three resist layers are removed by PG remover ͓Fig. 1͑g͔͒ and the chips are rinsed in isopropyl alcohol and dried in nitrogen gas.
Examples of completed suspended structures are shown in Fig. 2 . The fabrication procedure is quite robust. By controlling the lithography conditions, we are able to fabricate suspended air bridges with considerable ranges in dimensions, including span ͑l͒, width ͑w͒, and height above the substrate ͑h͒. For our purpose of using a suspended bridge as a local top gate, an important parameter is h as it determines the gate efficiency. It can be controlled by LOR's thickness, which may range from 50 nm to 3 m. Figures 2͑a͒ and 2͑b͒ display two bridges that are suspended 300 and 100 nm above the substrates, respectively. On the other hand, we find that l increases with w and the material's strength. A few bridges with different w are shown in Fig. 2͑c͒ . From top to bottom, the bridges are 250, 200, 150, and 100 nm wide, respectively. Clearly, the 100 nm wide bridge sags in the center, while the 250 nm wide bridge remains straight. We note that we are able to create titanium air bridges ϳ7 m long without critical point drying. Such bridges, or similarly suspended structures, can be used for a number of applications such as local injection of current and nanoelectromechanical devices.
To demonstrate an application of this technique, we fabricate graphene junctions with local top gates ͑Fig. 3͒. A completed p-n-p device, similar to that shown in Fig. 3͑c͒ , is measured at 260 mK using standard lock-in techniques. The device's source-drain separation is 3.5 m, with a top gate that covers a ϳ0.5 m long segment in the center and is suspended ϳ100 nm above the substrate.
The device's differential resistance R is plotted in Fig.  4͑a͒ as functions of the back gate voltage V bg ͑vertical axis͒ and top gate voltage V tg ͑horizontal axis͒. The most visible feature is the red horizontal band at V bg ϳ 14 V, corresponding to the Dirac point of the entire graphene sheet between the source and drain electrodes. The device mobility is estimated to be ϳ8500 cm 2 / V s. Another notable feature is the diagonal white band, indicating the Dirac point for the topgated region. The presence of two Dirac points is more easily seen in Fig. 4͑b͒ , which plots R versus V bg at three fixed V tg , corresponding to cuts along the dotted lines in Fig. 4͑a͒ . Apart from the prominent center peak, the orange curve has an additional shoulder at V bg ϳ −14 V, and the blue curve at V bg ϳ 28 V, corresponding to the Dirac point of the top-gated portion. We note that shoulders, rather than full-blown side peaks, are observed at the second Dirac point. This is because the top gate controls less than 15% of the entire device's area. Our results clearly demonstrate individual control of separate regions in the graphene device.
The slope of the white line in Fig. 4͑a͒ yields the ratio of the coupling efficiencies of the two gates to graphene, and is determined to be ϳ1.27. From simple geometry consideration, is given by the gate-device capacitance per unit area, C = 0 / d, where is the dielectric constant of the gate dielectric ͑3.9 for SiO 2 ͒, 0 is the permittivity of free space, and d is the gate-device separation. Hence, the coupling ratio is given by C bg / C tg = ͑ bg / tg ͒ / ͑d tg / d bg ͒Ϸ͑3.9͒͑100/ 300͒Ϸ1.3, in excellent agreement with the data. Furthermore, the typical voltage range that the top gates can sustain is ϳ50-75 V, which is expected increase as the fabrication process is optimized.
Further evidence for the formation of graphene p-n-p junctions is provided by transport data at magnetic field of 8 T. For a graphene device with uniform carrier density in high magnetic fields, the formation of quantum Hall edge states leads to a series of conductance plateaus at half integer values of 4e 2 / h. In graphene p-n-p junctions, we observe additional conductance plateaus at fractional values ͑such as 6 / 5 and 2 / 3͒ of e 2 / h ͑Figs. 4͑c͒ and 4͑d͒͒, similar to those reported by Ozyilmaz et al. 15 As shown in Fig. 4͑e͒ , such fractional plateau values arise from the partial and full equilibration of the edge states at the p-n interfaces, 15 on the signs and magnitudes of and Ј and the filling factors in the uncovered and top-gated regions, respectively. The values of Ј ͑at =0͒ and are labeled at corresponding gate voltages in Fig. 4͑d͒ . In particular, we note that the conductance plateau with the full value of 2e 2 / h was not observed in Ref. 15 , due to the strong effect of backscattering on states with ͉͉ = ͉Ј͉. In contrast, we observed a clear plateau at 2e 2 / h ͓Fig. 4͑d͔͒, establishing that transport in our p-n-p junctions experiences relatively weak backscattering.
In conclusion, we have developed a multilevel lithography process to fabricate graphene p -n -p junctions with suspended top gates, which exhibit high mobility and local control of doping density and type. Observation of the previously unreported 2e 2 / h quantum Hall plateau in similar p-n-p junctions demonstrates that our procedure produces clean junctions. In the long term, this versatile technique can also be significantly improved and extended to fabricate other types of suspended structures such as moving parts in microelectromechanical devices.
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